View Single Post
joerg_rw's Avatar
Posts: 2,222 | Thanked: 12,651 times | Joined on Mar 2010 @ SOL 3
#799
DM37xx (like OMAP35xx and all OMAP3) has a memory addr space of max 8Gbit == 1GByte http://processors.wiki.ti.com/index....DRAM_Selection - by NO means we will get more than 1GB of RAM.
The fast-swap idea fails due to no chips with that properties (RAM via MMC interface) exist, and we can't create our own proprietary bus/memory-controller/interface just to hook up RAM to the MMC bus.
The only RAM interface on DM3730 is on top of the SoC chip on PoP balls ("DRAM - PoP only. SDRC signals occur only on top balls"), thus we will try to find a PoP chip that provides 1GB RAM in two banks a 512MB via 2 ChipSelect and works on LPDDR1@200MHz with the right voltage
Since such chips are not available with NAND on board (max that's publicly known is 512RAM/512NAND, N9 using a PoP chip custom made for Nokia and aunt google never heard of that chip), we will add NAND via the bottom flash interface ("Flash - PoP or discrete - All GPMC signals are on both top and bottom balls"), unless we find spare PoP or complete SoC for N9.

Thanks for accepting reality, we don't decide to get specs that maximally annoy users. Rather we do our very best to fulfill your requests whenever possible.

jOERG
__________________
Maemo Community Council member [2012-10, 2013-05, 2013-11, 2014-06 terms]
Hildon Foundation Council inaugural member.
MCe.V. foundation member

EX Hildon Foundation approved
Maemo Administration Coordinator (stepped down due to bullying 2014-04-05)
aka "techstaff" - the guys who keep your infra running - Devotion to Duty http://xkcd.com/705/

IRC(freenode): DocScrutinizer*
First USB hostmode fanatic, father of H-E-N

Last edited by joerg_rw; 2013-10-12 at 17:00.
 

The Following 21 Users Say Thank You to joerg_rw For This Useful Post: