![]() |
2016-12-20
, 09:30
|
|
Posts: 6,453 |
Thanked: 20,983 times |
Joined on Sep 2012
@ UK
|
#2842
|
The Following 6 Users Say Thank You to pichlo For This Useful Post: | ||
![]() |
2016-12-20
, 11:04
|
|
Posts: 2,222 |
Thanked: 12,651 times |
Joined on Mar 2010
@ SOL 3
|
#2843
|
![]() |
2017-02-23
, 12:27
|
Posts: 107 |
Thanked: 173 times |
Joined on Feb 2011
|
#2844
|
The Following 16 Users Say Thank You to pierrem For This Useful Post: | ||
![]() |
2017-02-23
, 19:03
|
|
Posts: 584 |
Thanked: 700 times |
Joined on Jan 2010
|
#2845
|
![]() |
2017-02-23
, 19:37
|
Posts: 368 |
Thanked: 975 times |
Joined on Aug 2013
|
#2846
|
![]() |
2017-02-24
, 10:55
|
|
Posts: 584 |
Thanked: 700 times |
Joined on Jan 2010
|
#2847
|
![]() |
2017-02-25
, 10:42
|
Posts: 368 |
Thanked: 975 times |
Joined on Aug 2013
|
#2848
|
11:35 <Joerg-Neo900> (tool development) we're switching from eagle to kicad plus tools wpwrak (and me) developed
11:36 <enyc> whats' eagle still doing? any specific blockers to not needing it at all?
11:37 <Joerg-Neo900> we have the exact position of some mechanical components like card holders and switches defined in eagle. We need to port this to the layout now and make sure it's correct to the <0.1mm while we use a new refined PCB shape
11:38 <Joerg-Neo900> http://neo900.linenoise.info/spread_out.png http://wstaw.org/m/2017/02/23/plasma-desktopD17764.png http://wstaw.org/m/2017/02/23/plasma-desktopC17764.png http://wstaw.org/m/2017/02/23/plasma-desktopV17764.png http://neo900.linenoise.info/outlines.png
00:33 <Joerg-Neo900> ravelo: the problems Nikoluas sees are yield problems and are specific to the PCB and process he uses. And he attributes the problems on lower side pf OMAP to a RAM chip on upper side. Which test could I possibly do before I have a PCB specific for Neo900 to make anything sure?
00:34 <Joerg-Neo900> I mused about it already and I couldn't come up with anything reasonable so far
00:35 <Joerg-Neo900> am I worried? Of course. Could I change anything? Only by keeping the issue in mind and keeping an eye on it in all further negotiations and plans
01:07 <Joerg-Neo900> I possibly could get more micron chips like the ones Nikolaus said did work for his GTA04. But that wouldn't help compensate for the financial loss he most likely already suffered from the poor yield and low safety margin he used for his calculations
01:09 <Joerg-Neo900> Neo900 OTOH has 1GB RAM as a much asked for key feature, and we use *exactly* same chips Nokia used in N9, so I don't see any immutable immanent problems here. after all Nokia manufactured a few millions of N9 and I guess they didn't accept such poor yield
01:10 <Joerg-Neo900> Bottom line: I am less worried than Nikolaus seems to be, but his worries just add to my already unbearbly high stress level
18:45 <DocScrutinizer05> on an unrelated note: first day of this year where I try to crank up my productivity to nominal, after flu and other health issues
The Following 24 Users Say Thank You to t-b For This Useful Post: | ||
![]() |
2017-03-14
, 22:32
|
|
Posts: 2,222 |
Thanked: 12,651 times |
Joined on Mar 2010
@ SOL 3
|
#2849
|
The Following 21 Users Say Thank You to joerg_rw For This Useful Post: | ||
![]() |
2017-05-23
, 20:37
|
Posts: 516 |
Thanked: 635 times |
Joined on Feb 2012
|
#2850
|
The Following 3 Users Say Thank You to teroyk For This Useful Post: | ||
![]() |
Tags |
neo900, thank you! |
Thread Tools | |
|
And think of it this way; as it is a small design team actually working on the product, the longer it takes the more complete and error-free the end product will be when it finally emerges.
It's not like SW you know; when the boards are ordered it is a bit late to correct bugs! (well, barring simple changes that can be done on the top layer)